rn this paper various stages appearing in digital logic, such as inverters, NANDs, NORs, and transfer gates are hot-carrier stressed. Transient effects are proven to be unimportant while the effect of voltage combinations can cause small errors in duty cycLe calculations. Furthermore, a relation between static and dynamj-c Iifetimes is given and a more realistic lifetime criterion is proposed. ].. INTRODUCTION In the past ten years, great efforts have been devoted to gaining an understanding of hot-carrier degradation effects. A picture has evolved in which the combined injection of electrons and holes can explain the experimental data found in n-MOSFETs, while injected electrons are found to be responsible in p-MOSFETs. It is now time to introduce this knowledge into applicati-ons and to discuss the practically relevant effects. This issue is especially important, as reliability assurance against hot-carrier degradation is becoming an increasing problem in VLSI. In this paper, different operating modes of the kind appearing in logic applications are investigated with respect to hot-carrier degradation and a worst case duty cycle estimation for application in hotcarrier reliability assurance is given. Furthermore, we present results relating to a more realistic lifetime criterion. We used devices with lG = 0.8pm and to* = 16nm from a CMOS process with LDD for the n-channel only.
TRANSIENT EFFECTS
When static and dynamic stresses are compared, the question of transient effects arises. For sufficiently controlled stressing c-6-2 pulsesl), we expect the appearance of intrinsic nonstationary effects only for transients below a few hundred picoseconds2). However, the effects of fast interface states cannot be so easily excLuded, so that vre investigate these effects for transients down to 0.5ns in this paper. Our results prove clearly that by using an appropriate duty cycle calculatior3), the static and dynamic results agree and that no transient effects are present in the n-channel MOSFET's of the waf ers used ( see Fig. j of the gate and drain voltage transients of subsequent stages and a decreasing hotcarrier-related duty cycle. Each device (nand p-channel) in the inverter chain could be independently characterized. In Fig. 2 In aLl cases an agreement with the above duty cycle calculation was confirmed. Furthermore it is emphasized that the differences between the degradation of an ordinary inverter and the specific applications are rather small leading to differences in lifetimes of about a factor of only four. Figs. L-4 , 6-8, the effect is less pronounced). It can compl-icate comparisons of static and dynamic stress results, providing an argument for duty cycle calculations to be cross-checked with dynamic stress tests.
THE EFFECT OF COMBINATIONS OF GATE

ESTIUATION OF A DYI{AMIC DIITT CYCLE
From the experimental data in Fig. L (8V results ) we can evaluate the ratio between a typical dynamic and static lifetime to be 0,ZS Z for a cycle time of 40ns. Note that this estimation is not based on the duty cycle calculation but is purely experimental. 0n the basis of the investigation of the Iogic stages (see chapter 3, above) a worstcase duty cycle of J,Z is estimated for the nchannel MOSFET and even less for the p-MOSFET. This holds good on the assrurptions that subsequent stages are not allowed to differ by more than a factor of three in their current driveability. This limitation is in any case rather comnon as a design rule for maximum circuit soeed. 
6" TRANSMISSION GATE
The transmission gate is an important special case in various applications. Source and drain are alternately switched into the high state, and as a conseguence the degradation takes pLace in both regions. The degradation of the output characteristics differs from the usual case of a stress on one side only (Fig . 7) , In the case of the p-MOSFET, this leads to a greatly enhanced reduction of the effective channel lengt,h and thus to linear-mode degradation6) (fig. g, full line and dots). A 0.4p,nr longer p-channel is required in order to compensate for this effect (Fig. 8, squares) . In contrast, the linear-mode drain current degradation of the n-channel is not increased, as no degradation-enhancing effects are present here. Furthermore, this parameter is equally sensitive to damage at both source and drain. It thus represents a worst case (Fig. B Fig. 7 The degradation of the normal-mode output characteristics after transmission gate stress in an n-and p-channel MOSFET. Due to the degradation at drain and source, the current change looks essentially homogeneous.
During operation, different voltage conditions occur. While in the linear mode usually monitored, the electron Fermi level in the damaged region of the n-MOSFET is close to the conduction band, under pinch-off conditions it is located deeper in the bandgap. There, part of the interface states are uncharged, which leads to a reduced current drift. 0n this basis, w€ introduce a more realistic lifetime criterion which leads to a further reLaxation of hot-carrier related lifetime requirements (Fig. 6, upper  part) . A similar investigation in the p-MOSFET leads, however, to an aggravation (Fig. 6, lower part) . This fact provides an argtrment for quality assurance of a process development in an advanced state on the basis of direct measurements of stage delay degradations (cf.
the measurement of frequency shifts in ring oscillators itt 5) ).
